[all-commits] [llvm/llvm-project] 7a7e91: [PowerPC] Implement P10 Byte Reverse Insructions

Lei Huang via All-commits all-commits at lists.llvm.org
Wed Dec 21 07:16:11 PST 2022


  Branch: refs/heads/main
  Home:   https://github.com/llvm/llvm-project
  Commit: 7a7e9109a2d64a1c09b5dbe958893329fc30467e
      https://github.com/llvm/llvm-project/commit/7a7e9109a2d64a1c09b5dbe958893329fc30467e
  Author: Lei Huang <lei at ca.ibm.com>
  Date:   2022-12-21 (Wed, 21 Dec 2022)

  Changed paths:
    M llvm/lib/Target/PowerPC/P10InstrResources.td
    M llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp
    M llvm/lib/Target/PowerPC/PPCISelLowering.cpp
    M llvm/lib/Target/PowerPC/PPCInstrP10.td
    A llvm/test/CodeGen/PowerPC/p10-bswap.ll
    M llvm/test/MC/Disassembler/PowerPC/ppc64-encoding-ISA31.txt
    M llvm/test/MC/PowerPC/ppc64-encoding-ISA31.s

  Log Message:
  -----------
  [PowerPC] Implement P10 Byte Reverse Insructions

Generate brh, brw and brd instructions for byte-swap operations
on P10 and generating a single instruction for a 32-bit swap followed
by a 16-bit right shift.

Reviewed By: stefanp

Differential Revision: https://reviews.llvm.org/D140414




More information about the All-commits mailing list