[Mlir-commits] [mlir] [mlir][mem2reg] Support whole-buffer vector.load/store promotion (PR #224182)

[Jianhui Li]

https://github.com/Jianhui-Li commented:

Thanks for the PR! The code logic looks fine to me. 

https://github.com/llvm/llvm-project/pull/224182