[Mlir-commits] [mlir] [mlir][vector] Fix mask rank extension for TransferWriteNonPermutationLowering (PR #229852)
Federico Bruzzone
llvmlistbot at llvm.org
Thu Oct 8 01:46:23 PDT 2026
================
----------------
FedericoBruzzone wrote:
Could you please add a test with two non-adjacent missing dims, e.g., `affine_map<(d0, d1, d2, d3, d4) -> (d0, d2, d4)>`?
https://github.com/llvm/llvm-project/pull/229852
More information about the Mlir-commits
mailing list