[Mlir-commits] [mlir] [mlir][rocdl] Add more gfx12 wait intrinsics (PR #149984)
Ivan Butygin
llvmlistbot at llvm.org
Tue Jul 22 02:28:08 PDT 2025
https://github.com/Hardcode84 created https://github.com/llvm/llvm-project/pull/149984
None
>From 83c40b5e3b8ab578946921d8f8ffa7138e90b909 Mon Sep 17 00:00:00 2001
From: Ivan Butygin <ivan.butygin at gmail.com>
Date: Tue, 22 Jul 2025 11:18:51 +0200
Subject: [PATCH] [mlir][rocdl] Add more gfx12 wait intrinsics
---
mlir/include/mlir/Dialect/LLVMIR/ROCDLOps.td | 24 +++++++++++++++++---
mlir/test/Target/LLVMIR/rocdl.mlir | 21 +++++++++++++++++
2 files changed, 42 insertions(+), 3 deletions(-)
diff --git a/mlir/include/mlir/Dialect/LLVMIR/ROCDLOps.td b/mlir/include/mlir/Dialect/LLVMIR/ROCDLOps.td
index 906aaca21187b..eb9745a1b0425 100644
--- a/mlir/include/mlir/Dialect/LLVMIR/ROCDLOps.td
+++ b/mlir/include/mlir/Dialect/LLVMIR/ROCDLOps.td
@@ -284,10 +284,28 @@ def ROCDL_BarrierWaitOp : ROCDL_ConcreteNonMemIntrOp<"s.barrier.wait", [], 0, [0
let assemblyFormat = "$id attr-dict";
}
-def ROCDL_WaitDscntOp: ROCDL_ConcreteNonMemIntrOp<"s.wait.dscnt", [], 0, [0], ["id"]>,
- Arguments<(ins I16Attr:$id)> {
+def ROCDL_WaitDscntOp: ROCDL_ConcreteNonMemIntrOp<"s.wait.dscnt", [], 0, [0], ["count"]>,
+ Arguments<(ins I16Attr:$count)> {
let results = (outs);
- let assemblyFormat = "$id attr-dict";
+ let assemblyFormat = "$count attr-dict";
+}
+
+def ROCDL_WaitLoadcntOp: ROCDL_ConcreteNonMemIntrOp<"s.wait.loadcnt", [], 0, [0], ["count"]>,
+ Arguments<(ins I16Attr:$count)> {
+ let results = (outs);
+ let assemblyFormat = "$count attr-dict";
+}
+
+def ROCDL_WaitStorecntOp: ROCDL_ConcreteNonMemIntrOp<"s.wait.storecnt", [], 0, [0], ["count"]>,
+ Arguments<(ins I16Attr:$count)> {
+ let results = (outs);
+ let assemblyFormat = "$count attr-dict";
+}
+
+def ROCDL_WaitExpcntOp: ROCDL_ConcreteNonMemIntrOp<"s.wait.expcnt", [], 0, [0], ["count"]>,
+ Arguments<(ins I16Attr:$count)> {
+ let results = (outs);
+ let assemblyFormat = "$count attr-dict";
}
def ROCDL_SetPrioOp : ROCDL_ConcreteNonMemIntrOp<"s.setprio", [], 0, [0], ["priority"]>,
diff --git a/mlir/test/Target/LLVMIR/rocdl.mlir b/mlir/test/Target/LLVMIR/rocdl.mlir
index 0742eb3620a7c..740990a6e589b 100644
--- a/mlir/test/Target/LLVMIR/rocdl.mlir
+++ b/mlir/test/Target/LLVMIR/rocdl.mlir
@@ -196,6 +196,27 @@ llvm.func @rocdl.s.wait.dscnt() {
llvm.return
}
+llvm.func @rocdl.s.wait.loadcnt() {
+ // CHECK-LABEL: rocdl.s.wait.loadcnt
+ // CHECK-NEXT: call void @llvm.amdgcn.s.wait.loadcnt(i16 0)
+ rocdl.s.wait.loadcnt 0
+ llvm.return
+}
+
+llvm.func @rocdl.s.wait.storecnt() {
+ // CHECK-LABEL: rocdl.s.wait.storecnt
+ // CHECK-NEXT: call void @llvm.amdgcn.s.wait.storecnt(i16 0)
+ rocdl.s.wait.storecnt 0
+ llvm.return
+}
+
+llvm.func @rocdl.s.wait.expcnt() {
+ // CHECK-LABEL: rocdl.s.wait.expcnt
+ // CHECK-NEXT: call void @llvm.amdgcn.s.wait.expcnt(i16 0)
+ rocdl.s.wait.expcnt 0
+ llvm.return
+}
+
llvm.func @rocdl.setprio() {
// CHECK: call void @llvm.amdgcn.s.setprio(i16 0)
rocdl.s.setprio 0
More information about the Mlir-commits
mailing list