[llvm-dev] A question about support RV32E in the riscv target
Ben Shi via llvm-dev
llvm-dev at lists.llvm.org
Mon Aug 9 05:42:46 PDT 2021
Hello,
Though the ABI / call-convention for rv32e has not be defined clear by the riscv organization.
But besides that, is it possible to partial support it by adding target feature FeatureReserveX16---FeatureReserveX31 to the FeatureRV32E ?
Just like
def FeatureStdExtD
: SubtargetFeature<"d", "HasStdExtD", "true",
"'D' (Double-Precision Floating-Point)",
[FeatureStdExtF]>;
FeatureStdExtD implies FeatureStdExtF, we can make FeatureRV32E implies FeatureReserveX16---FeatureReserveX31 ?
Is this a proper way to tell the register allocator do not use X16-X31 ?
Ben
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20210809/23c7af78/attachment.html>
More information about the llvm-dev
mailing list