[llvm-dev] Adding new Intrinsic - Overloading

[Dobby HouseElf via llvm-dev]

Hello all,
I am experimenting with the LLVM code and want to add a new intrinsic. I followed the steps in this article - Extending LLVM: Adding instructions, intrinsics, types, etc. — LLVM 10 documentation

| 
| 
| 
|  |  |

 |

 |
| 
|  | 
Extending LLVM: Adding instructions, intrinsics, types, etc. — LLVM 10 d...


 |

 |

 |


I am not using 'llvm_any*_ty types'. My intrinsic function looks like: def int_foo: GCCBuiltin<"__foo">, Intrinsic<[llvm_i32_ty], [llvm_i16_ty, llvm_i16_ty], []>;
I also defined it in 'Builtins.def'.
If I use this, the generated IR shows up with the suffix 'i16.i16'. Why?
As a result, it doesn't match in the instruction selection & lowering phase. If I manually edit the IR file and remove, the .i16.i16 suffix, it matches.
Thanks in advance!
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20200702/98eb5a55/attachment.html>