[llvm-dev] Request for comments on optimizing assembler
valery pykhtin via llvm-dev
llvm-dev at lists.llvm.org
Thu May 25 06:47:06 PDT 2017
Hi Colin,
AMDGPU assembler would definetely benefit from this, sounds very
interesting. Year ago I tried to make MC->MI conversion but stopped at some
point, so I didn't faced with other potential difficulties there such as
building BBs etc.
Valery
On Wed, May 24, 2017 at 10:01 PM, Colin LeMahieu via llvm-dev <
llvm-dev at lists.llvm.org> wrote:
> Hi everyone, we’ve been prototyping an optimizing assembler for Hexagon
> for the purpose of updating legacy assembly for new architectures, packet
> rules, and instruction latencies. It seems like others would be interested
> in using this and we’re looking for any related feedback: has it been
> attempted before, who’s interested, or any general suggestions.
>
>
>
> We’re using the MachineFunctionInitializer created to support MIR in order
> to process the MC and construct MachineFunctions.
>
>
>
> Currently the workflow sketch is:
>
> - Use flags and code from llvm-mc to assemble a file in to an MC
> representation.
>
> - Use a target-specific MachineFunctionInitializer to convert the
> MC -> MI and write out the contents to a MachineFunction.
>
> - Use flags and code from llc to run the MI through compiler
> passes for reemission.
>
>
>
> We’d need to either attach it to an existing tool or create a new one and
> pick somewhere in the pass pipeline to start running passes.
>
>
>
>
>
> Qualcomm Innovation Center, Inc.
> The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,
> a Linux Foundation Collaborative Project
>
>
>
> _______________________________________________
> LLVM Developers mailing list
> llvm-dev at lists.llvm.org
> http://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-dev
>
>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20170525/7c02eaa4/attachment.html>
More information about the llvm-dev
mailing list