[LLVMdev] Fwd: Proposed patches for Clang 3.5.1

[Tom Stellard]

On Tue, Nov 25, 2014 at 12:43:59PM -0500, Jack Howarth wrote:
> ---------- Forwarded message ----------
> From: Jack Howarth <howarth.mailing.lists at gmail.com>
> Date: Mon, Nov 24, 2014 at 5:01 PM
> Subject: Re: [LLVMdev] Proposed patches for Clang 3.5.1
> To: Daniel Sanders <Daniel.Sanders at imgtec.com>
> 
> 
>      It would be nice to also backport
> 
> r219998 - [libcxx] Fix SFINAE in <cmath>. Patch from K-Ballo.
> 
> for the 3.5.1 release to unbreak the build of octave with the clang
> compilers.
> 
> http://savannah.gnu.org/bugs/?43298
> 

Hi Jack,

Can you cc the code owner to get his/her approval.

Thanks,
Tom

>           Jack
> 
> 
> On Mon, Nov 24, 2014 at 11:33 AM, Daniel Sanders <Daniel.Sanders at imgtec.com>
> wrote:
> 
> >  Hi,
> >
> >
> >
> > I'd like to propose the following patches for inclusion in Clang 3.5.1.
> >
> >
> >
> > Proposed clang patches:
> >
> > ·         r213769 - Fix test/Driver/cl-x86-flags.c by providing explicit
> > –target
> >
> > ·         r214025 - [Driver][Mips] Check output of -dynamic-linker
> > arguments by the Clang driver
> >
> > ·         r214662 - [Mips] Add the `mips64-linux-gnu` target to the test
> > case to check `in128`  type handling.
> >
> > ·         r217147 - [mips] Zero-sized structs cannot be ignored in
> > MipsABIInfo::classifyReturnType() for O32
> >
> >
> >
> > Proposed llvm patches:
> >
> > ·         r216920 - Fix left shifts of negative values in
> > MipsDisassembler.
> >
> > ·         r221408 - [mips64] Fix MIPS64 exception personality encoding
> >
> > ·         r221453 - [mips] Tolerate the use of the %z inline asm operand
> > modifier with non-immediates.
> >
> > ·         r216262 - [mips] Don't use odd-numbered float registers for
> > double arguments for fastcc calling convention if FP is 64-bit and
> > +nooddspreg is used.
> >
> > ·         r217257 - [mips] Change Feature-related types from unsigned to
> > uint64_t in MipsAsmParser. No functional changes.
> >
> > ·         r218745 - [mips] Fix disassembly of [ls][wd]c[23], cache, and
> > pref
> >
> >
> >
> > I'd also like to propose the inclusion of the recent ABI fixes to the Mips
> > target but I'm not sure this is a good idea. I'm having difficulty sorting
> > out the dependencies for these at the moment since they seem to depend on
> > some of Eric Christopher's Subtarget/TargetMachine refactoring. It may also
> > be a bit large for a stable release since it's ~50 LLVM patches and ~8
> > Clang patches and refactors a large amount of the Mips calling convention
> > code. What do you think?
> >
> >
> >
> > *Daniel Sanders*
> >
> > Leading Software Design Engineer, MIPS Processor IP
> >
> > Imagination Technologies Limited
> >
> > www.imgtec.com
> >
> >
> >
> > _______________________________________________
> > LLVM Developers mailing list
> > LLVMdev at cs.uiuc.edu         http://llvm.cs.uiuc.edu
> > http://lists.cs.uiuc.edu/mailman/listinfo/llvmdev
> >
> >

> _______________________________________________
> LLVM Developers mailing list
> LLVMdev at cs.uiuc.edu         http://llvm.cs.uiuc.edu
> http://lists.cs.uiuc.edu/mailman/listinfo/llvmdev