[LLVMdev] Is it possible to tie two defs together?

[Ryan Taylor]

For example, if you have something like:

....
vreg3 = LD operation
vreg4 = vreg2 * vreg1
...

Where I would like vreg3 and vreg4 to map to the same physical register?

Imagine that the second instruction has an implicit arithmetic operation
tied to vreg 4 such that vreg4 is both an input and output and the initial
value of vreg4 is loaded into vreg3, so such that vreg4 = vreg3.

Is this possible pre-regalloc?

Thanks.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20140815/fafb89c4/attachment.html>