[LLVMdev] How to eliminate duplicated load/store IR in LLVM?

[Li Bin]

Hi,
    We are writing a binary translator with LLVM. There are a lot of
duplicated load/store IR instruction generated by our binary translator.
    Is there any kind of optimization pass which can eliminate those
duplicated load/store instruction? We know that this kind of optimization
can be harmful under some circumstances such as multi-threading, but it's
safe in our model.



Bin LI,
State Key Laboratory of Computer Architecture,
Institute of Computing Technology of Chinese Academy of Sciences,
Address: NO.6 Kexueyuan South Road, Haidian District, Beijing, China
email: richardustc at gmail.com
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20130813/1741c11e/attachment.html>