[LLVMdev] Debug with DW_OP_piece and DW_OP_bit_piece

[Devang Patel]

On Jul 7, 2011, at 12:08 PM, Villmow, Micah wrote:

> We are running into trouble with debug information in that we have registers along with sub registers, and they both point to the same dwarf register. Does LLVM support the DW_OP_piece/bit_piece debug information when allocating a sub-register from a super register? If not, is there any plan to add it? If not, would it be difficult to add?

It would not be too difficult to add for your target. Today, ARM code gen supports this. See  ARMAsmPrinter::EmitDwarfRegOp().

-
Devang

-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20110707/b78c570d/attachment.html>