[LLVMdev] RFC: Machine Instruction Bundle

[Anshuman Dasgupta]

>  What about instruction scheduling? Has anyone thought how/if isched could work
>  with parallel bundles? That is, to create the bundles (referred to as "packing"
>  by some) the first place (before and/or after RA).
>  ...
>  The bundle constraint (the wide instruction template(s) supported by the machine)
>  can be implemented with the state machine approach or just a resource table.

We have thought about it from a VLIW perspective. Yes, you can integrate scheduling with packetization. I committed a DFA-based packetization mechanism last week and that can be used by the scheduler to make more intelligent decisions for a VLIW target. The flow that Evan described is flexible enough to accommodate both an integrated scheduler and a pre and post-scheduling packetizer. Some VLIW targets may need all three phases; others can use some combination of the three.

-Anshu


--
Qualcomm Innovation Center, Inc is a member of Code Aurora Forum

-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20111206/34668a54/attachment.html>