[LLVMdev] Tying an instruction to a specific set of registers

[Jim Grosbach]

Hi Micah,

You can just create a new register class that only contains the registers you want and use that for the instruction. The set theoretic operators for register class definition make this very easy. See the ARM backend definitions of GPRnopc, rGPR, etc.. for examples.

-Jim

On Aug 16, 2011, at 9:18 AM, Villmow, Micah wrote:

> Is there a way in tablegen to specify that a certain instruction can only be allocated with a certain subset of a register class?
>  
> Thanks,
> Micah
> _______________________________________________
> LLVM Developers mailing list
> LLVMdev at cs.uiuc.edu         http://llvm.cs.uiuc.edu
> http://lists.cs.uiuc.edu/mailman/listinfo/llvmdev