[LLVMdev] Tying an instruction to a specific set of registers

[Villmow, Micah]

Is there a way in tablegen to specify that a certain instruction can only be allocated with a certain subset of a register class?

Thanks,
Micah
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20110816/329bea6e/attachment.html>