[llvm] [IR][REVEC] Define llvm.vector.repeat intrinsic (PR #208212)

[Gaëtan Bossu via llvm-commits]

================
@@ -0,0 +1,6 @@
+; RUN: opt -passes=verify -disable-output < %s
----------------
gbossu wrote:

This is testing that a correctly-formed `llvm.vector.repeat` passes verifier checks. I agree it's not really necessary, but I haven't seen many verifier tests for intrinsics, so I was not sure what the precedent was.

I can get rid of the file if you want. I'll use `llvm-as` instead of `opt` in any case.

https://github.com/llvm/llvm-project/pull/208212