[llvm] [GlobalISel] [AArch64] Skip redundant shift amount masking during isel (PR #223136)

Deepak Shirke via llvm-commits llvm-commits at lists.llvm.org
Sun Sep 13 10:03:58 PDT 2026


================
@@ -3158,6 +3158,29 @@ bool AArch64InstructionSelector::select(MachineInstr &I) {
         MRI.setRegBank(Trunc.getReg(0), RBI.getRegBank(AArch64::GPRRegBankID));
         I.getOperand(2).setReg(Trunc.getReg(0));
       }
+
+      // Mirror tryShiftAmountMod from AArch64DAGToDAGISel.
----------------
deepakshirkem wrote:

Done. Thank You.

https://github.com/llvm/llvm-project/pull/223136


More information about the llvm-commits mailing list