[llvm] Legalize sgpr16 in sdag (PR #220275)

[via llvm-commits]

github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {clang-format}-->


:warning: C/C++ code formatter, clang-format found issues in your code. :warning:

<details>
<summary>
You can test this locally with the following command:
</summary>

``````````bash
git-clang-format --diff origin/main HEAD --extensions cpp,h -- llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.h llvm/lib/Target/AMDGPU/SIISelLowering.cpp llvm/lib/Target/AMDGPU/SIInstrInfo.cpp --diff_from_common_commit
``````````

:warning:
The reproduction instructions above might return results for more than one PR
in a stack if you are using a stacked PR workflow. You can limit the results by
changing `origin/main` to the base branch/commit you want to compare against.
:warning:

</details>

<details>
<summary>
View the diff from clang-format here.
</summary>

``````````diff
diff --git a/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp b/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
index b6df182ae..27ef6881f 100644
--- a/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
+++ b/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
@@ -9830,18 +9830,13 @@ void SIInstrInfo::movePackToVALU(SIInstrWorklist &Worklist,
     auto NewMI = BuildMI(*MBB, Inst, DL, get(AMDGPU::REG_SEQUENCE), ResultReg);
     switch (Inst.getOpcode()) {
     case AMDGPU::S_PACK_LL_B32_B16:
-      NewMI
-          .addReg(SrcReg0, {},
-                  AMDGPU::lo16)
+      NewMI.addReg(SrcReg0, {}, AMDGPU::lo16)
           .addImm(AMDGPU::lo16)
-          .addReg(SrcReg1, {},
-                  AMDGPU::lo16)
+          .addReg(SrcReg1, {}, AMDGPU::lo16)
           .addImm(AMDGPU::hi16);
       break;
     case AMDGPU::S_PACK_LH_B32_B16:
-      NewMI
-          .addReg(SrcReg0, {},
-                  AMDGPU::lo16)
+      NewMI.addReg(SrcReg0, {}, AMDGPU::lo16)
           .addImm(AMDGPU::lo16)
           .addReg(SrcReg1, {}, AMDGPU::hi16)
           .addImm(AMDGPU::hi16);
@@ -9849,8 +9844,7 @@ void SIInstrInfo::movePackToVALU(SIInstrWorklist &Worklist,
     case AMDGPU::S_PACK_HL_B32_B16:
       NewMI.addReg(SrcReg0, {}, AMDGPU::hi16)
           .addImm(AMDGPU::lo16)
-          .addReg(SrcReg1, {},
-                  AMDGPU::lo16)
+          .addReg(SrcReg1, {}, AMDGPU::lo16)
           .addImm(AMDGPU::hi16);
       break;
     case AMDGPU::S_PACK_HH_B32_B16:

``````````

</details>


https://github.com/llvm/llvm-project/pull/220275