[llvm] [X86][AsmParser] Support parentheses around scale and index register in Intel syntax (PR #211003)
Wiktor Ludwichowski via llvm-commits
llvm-commits at lists.llvm.org
Wed Jul 29 05:35:38 PDT 2026
================
@@ -818,31 +839,39 @@ class X86AsmParser : public MCTargetAsmParser {
break;
case IES_PLUS:
case IES_MINUS:
- case IES_LPAREN:
case IES_LBRAC:
State = IES_REGISTER;
TmpReg = Reg;
IC.pushOperand(IC_REGISTER);
+ if (NegativeAdditiveTerm) {
+ ErrMsg = "Scale can't be negative";
+ return true;
+ }
----------------
AlnandoFeronso wrote:
No because then we miss negative scale in case like: [-rbx]
https://github.com/llvm/llvm-project/pull/211003
More information about the llvm-commits
mailing list