[llvm] [VPlan] Wrap SCEVAddRecExprs in VPExpandSCEVRecipe in VPSCEVExpander. (PR #210013)

[Ramkumar Ramachandra via llvm-commits]

================
@@ -321,14 +321,13 @@ exit:
 define void @scev_addrec_expanded(ptr %dst) {
 ; CHECK-LABEL: VPlan for loop in 'scev_addrec_expanded'
 ; CHECK:  VPlan 'Final VPlan for VF={4},UF={1}' {
-; CHECK-NEXT:  Live-in ir<%2> = original trip-count
 ; CHECK-EMPTY:
 ; CHECK-NEXT:  ir-bb<outer>:
----------------
artagnon wrote:

Hm, this is a VPIRBasicBlock, and the Plan's entry? It looks like the assert `SE.DT.dominates(cast<SCEVAddRecExpr>(S)->getLoop()->getHeader(), PH)` is faulty?

https://github.com/llvm/llvm-project/pull/210013