[llvm] 88acd42 - AMDGPU: Migrate KernelInfo tests to new subarch triples (61) (#209867)
via llvm-commits
llvm-commits at lists.llvm.org
Thu Jul 16 01:13:03 PDT 2026
Author: Matt Arsenault
Date: 2026-07-16T10:12:58+02:00
New Revision: 88acd428fd72f44312408c3fb6165992fb3b043a
URL: https://github.com/llvm/llvm-project/commit/88acd428fd72f44312408c3fb6165992fb3b043a
DIFF: https://github.com/llvm/llvm-project/commit/88acd428fd72f44312408c3fb6165992fb3b043a.diff
LOG: AMDGPU: Migrate KernelInfo tests to new subarch triples (61) (#209867)
Co-authored-by: Claude (Opus 4.8) <noreply at anthropic.com>
Added:
Modified:
llvm/test/Analysis/KernelInfo/enable-kernel-info/amdgpu.test
llvm/test/Analysis/KernelInfo/flat-addrspace/amdgpu.test
llvm/test/Analysis/KernelInfo/launch-bounds/amdgpu.ll
llvm/test/Analysis/KernelInfo/openmp/README.md
llvm/test/Analysis/KernelInfo/openmp/amdgpu.ll
Removed:
################################################################################
diff --git a/llvm/test/Analysis/KernelInfo/enable-kernel-info/amdgpu.test b/llvm/test/Analysis/KernelInfo/enable-kernel-info/amdgpu.test
index e969eabfe7cd8..1f6fa96213366 100644
--- a/llvm/test/Analysis/KernelInfo/enable-kernel-info/amdgpu.test
+++ b/llvm/test/Analysis/KernelInfo/enable-kernel-info/amdgpu.test
@@ -3,7 +3,7 @@
; REQUIRES: amdgpu-registered-target
; DEFINE: %{opt} = opt -disable-output %S/Inputs/test.ll \
-; DEFINE: -mtriple="amdgcn-amd-amdhsa" 2>&1
+; DEFINE: -mtriple="amdgpu-amd-amdhsa" 2>&1
; DEFINE: %{fcheck-on} = FileCheck -match-full-lines %S/Inputs/test.ll
; DEFINE: %{fcheck-off} = FileCheck -allow-empty -check-prefixes=NONE \
; DEFINE: %S/Inputs/test.ll
diff --git a/llvm/test/Analysis/KernelInfo/flat-addrspace/amdgpu.test b/llvm/test/Analysis/KernelInfo/flat-addrspace/amdgpu.test
index 7447dcf51cc89..a7c35c4283cb9 100644
--- a/llvm/test/Analysis/KernelInfo/flat-addrspace/amdgpu.test
+++ b/llvm/test/Analysis/KernelInfo/flat-addrspace/amdgpu.test
@@ -6,7 +6,7 @@
; REQUIRES: amdgpu-registered-target
; RUN: opt -pass-remarks=kernel-info -passes=kernel-info \
-; RUN: -mtriple="amdgcn-amd-amdhsa" \
+; RUN: -mtriple="amdgpu-amd-amdhsa" \
; RUN: -disable-output %S/Inputs/test.ll 2>&1 | \
; RUN: FileCheck -match-full-lines -implicit-check-not='flat address space' \
; RUN: %S/Inputs/test.ll
diff --git a/llvm/test/Analysis/KernelInfo/launch-bounds/amdgpu.ll b/llvm/test/Analysis/KernelInfo/launch-bounds/amdgpu.ll
index 48595754fa8ef..69730a50f7402 100644
--- a/llvm/test/Analysis/KernelInfo/launch-bounds/amdgpu.ll
+++ b/llvm/test/Analysis/KernelInfo/launch-bounds/amdgpu.ll
@@ -6,7 +6,7 @@
; RUN: -disable-output %s 2>&1 | \
; RUN: FileCheck -match-full-lines %s
-target triple = "amdgcn-amd-amdhsa"
+target triple = "amdgpu9-amd-amdhsa"
; CHECK: remark: test.c:10:0: in artificial function 'all', omp_target_num_teams = 100
; CHECK: remark: test.c:10:0: in artificial function 'all', omp_target_thread_limit = 101
diff --git a/llvm/test/Analysis/KernelInfo/openmp/README.md b/llvm/test/Analysis/KernelInfo/openmp/README.md
index 0aeb52f83c5c7..89fee3fcc0c4c 100644
--- a/llvm/test/Analysis/KernelInfo/openmp/README.md
+++ b/llvm/test/Analysis/KernelInfo/openmp/README.md
@@ -8,7 +8,7 @@ more exhaustively check KernelInfoPrinter features using reduced LLVM IR.
The LLVM IR in each test file `$TEST` can be regenerated as follows in the case
that Clang OpenMP codegen changes or it becomes desirable to adjust the source
OpenMP program below. First, remove the existing LLVM IR from `$TEST`. Then,
-where `$TARGET` (e.g., `nvptx64-nvidia-cuda-sm_70` or `amdgcn-amd-amdhsa-gfx906`)
+where `$TARGET` (e.g., `nvptx64-nvidia-cuda-sm_70` or `amdgpu9.06-amd-amdhsa`)
depends on `$TEST`:
```
diff --git a/llvm/test/Analysis/KernelInfo/openmp/amdgpu.ll b/llvm/test/Analysis/KernelInfo/openmp/amdgpu.ll
index 6cb54e929f63f..5d52957a679ca 100644
--- a/llvm/test/Analysis/KernelInfo/openmp/amdgpu.ll
+++ b/llvm/test/Analysis/KernelInfo/openmp/amdgpu.ll
@@ -79,9 +79,9 @@
; CHECK-NEXT: remark: test.c:3:0: in function 'g', FlatAddrspaceAccesses = 0
; CHECK-NOT: {{.}}
-; ModuleID = 'test-openmp-amdgcn-amd-amdhsa-gfx906.bc'
+; ModuleID = 'test-openmp-amdgpu9.06-amd-amdhsa-gfx906.bc'
source_filename = "test.c"
-target triple = "amdgcn-amd-amdhsa"
+target triple = "amdgpu9.06-amd-amdhsa"
%struct.ident_t = type { i32, i32, i32, i32, ptr }
%struct.DynamicEnvironmentTy = type { i16 }
@@ -156,10 +156,10 @@ define hidden void @g() #3 !dbg !43 {
ret void, !dbg !52
}
-attributes #0 = { convergent noinline norecurse nounwind optnone "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="gfx906" "target-features"="+16-bit-insts,+ci-insts,+dl-insts,+dot1-insts,+dot10-insts,+dot2-insts,+dot7-insts,+dpp,+gfx8-insts,+gfx9-insts,+s-memrealtime,+s-memtime-inst,+wavefrontsize64" }
-attributes #1 = { convergent mustprogress noinline norecurse nounwind optnone "amdgpu-flat-work-group-size"="1,256" "frame-pointer"="all" "kernel" "no-trapping-math"="true" "omp_target_thread_limit"="256" "stack-protector-buffer-size"="8" "target-cpu"="gfx906" "target-features"="+16-bit-insts,+ci-insts,+dl-insts,+dot1-insts,+dot10-insts,+dot2-insts,+dot7-insts,+dpp,+gfx8-insts,+gfx9-insts,+s-memrealtime,+s-memtime-inst,+wavefrontsize64" "uniform-work-group-size" }
-attributes #2 = { convergent "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="gfx906" "target-features"="+16-bit-insts,+ci-insts,+dl-insts,+dot1-insts,+dot10-insts,+dot2-insts,+dot7-insts,+dpp,+gfx8-insts,+gfx9-insts,+s-memrealtime,+s-memtime-inst,+wavefrontsize64" }
-attributes #3 = { convergent noinline nounwind optnone "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="gfx906" "target-features"="+16-bit-insts,+ci-insts,+dl-insts,+dot1-insts,+dot10-insts,+dot2-insts,+dot7-insts,+dpp,+gfx8-insts,+gfx9-insts,+s-memrealtime,+s-memtime-inst,+wavefrontsize64" }
+attributes #0 = { convergent noinline norecurse nounwind optnone "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-features"="+16-bit-insts,+ci-insts,+dl-insts,+dot1-insts,+dot10-insts,+dot2-insts,+dot7-insts,+dpp,+gfx8-insts,+gfx9-insts,+s-memrealtime,+s-memtime-inst,+wavefrontsize64" }
+attributes #1 = { convergent mustprogress noinline norecurse nounwind optnone "amdgpu-flat-work-group-size"="1,256" "frame-pointer"="all" "kernel" "no-trapping-math"="true" "omp_target_thread_limit"="256" "stack-protector-buffer-size"="8" "target-features"="+16-bit-insts,+ci-insts,+dl-insts,+dot1-insts,+dot10-insts,+dot2-insts,+dot7-insts,+dpp,+gfx8-insts,+gfx9-insts,+s-memrealtime,+s-memtime-inst,+wavefrontsize64" "uniform-work-group-size" }
+attributes #2 = { convergent "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-features"="+16-bit-insts,+ci-insts,+dl-insts,+dot1-insts,+dot10-insts,+dot2-insts,+dot7-insts,+dpp,+gfx8-insts,+gfx9-insts,+s-memrealtime,+s-memtime-inst,+wavefrontsize64" }
+attributes #3 = { convergent noinline nounwind optnone "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-features"="+16-bit-insts,+ci-insts,+dl-insts,+dot1-insts,+dot10-insts,+dot2-insts,+dot7-insts,+dpp,+gfx8-insts,+gfx9-insts,+s-memrealtime,+s-memtime-inst,+wavefrontsize64" }
attributes #4 = { convergent }
attributes #5 = { nounwind }
More information about the llvm-commits
mailing list