[llvm] [LLVM][CodeGen][SVE] Add isel for zext(setcc(x,0,ne)) -> umin(x,1). (PR #209452)
Ricardo Jesus via llvm-commits
llvm-commits at lists.llvm.org
Tue Jul 14 05:52:59 PDT 2026
rj-jesus wrote:
Could this benefit fixed length vectors if SVE is available?
https://github.com/llvm/llvm-project/pull/209452
More information about the llvm-commits
mailing list