[llvm] [AMDGPU] Refactor GFX11 VALU Mask Hazard Waitcnt Merging (PR #169213)

[Jay Foad via llvm-commits]

================
@@ -63,6 +63,7 @@ class AMDGPUWaitSGPRHazards {
     case AMDGPU::EXEC_HI:
     case AMDGPU::SGPR_NULL:
     case AMDGPU::SGPR_NULL64:
+    case AMDGPU::SCC:
----------------
jayfoad wrote:

Off topic for this patch, but does SCC satisfy TRI->isSGPRReg? I think it should not.

https://github.com/llvm/llvm-project/pull/169213