[llvm] [AArch64][ISel] Enable masked interleaved stores for splat values (PR #207950)

[via llvm-commits]

github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {clang-format}-->


:warning: C/C++ code formatter, clang-format found issues in your code. :warning:

<details>
<summary>
You can test this locally with the following command:
</summary>

``````````bash
git-clang-format --diff origin/main HEAD --extensions cpp -- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp --diff_from_common_commit
``````````

:warning:
The reproduction instructions above might return results for more than one PR
in a stack if you are using a stacked PR workflow. You can limit the results by
changing `origin/main` to the base branch/commit you want to compare against.
:warning:

</details>

<details>
<summary>
View the diff from clang-format here.
</summary>

``````````diff
diff --git a/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp b/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
index 2c32ee8e5..151e6bd21 100644
--- a/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
+++ b/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
@@ -27464,9 +27464,9 @@ static bool isSplatVectorInterleaveOps(SelectionDAG &DAG, SDLoc DL,
   if (!WideEC.isKnownMultipleOf(NumParts))
     return false;
 
-  EVT SubVecTy = EVT::getVectorVT(*DAG.getContext(),
-                                  WideVT.getVectorElementType(),
-                                  WideEC.divideCoefficientBy(NumParts));
+  EVT SubVecTy =
+      EVT::getVectorVT(*DAG.getContext(), WideVT.getVectorElementType(),
+                       WideEC.divideCoefficientBy(NumParts));
 
   if (SubVecTy.getSizeInBits().getKnownMinValue() != 128 ||
       !DAG.getTargetLoweringInfo().isTypeLegal(SubVecTy))

``````````

</details>


https://github.com/llvm/llvm-project/pull/207950