[llvm] [RISCV] Add SelectAddrRegImm26 isel complex pattern for Xqcilo 26-bit load/store (PR #207363)

Sudharsan Veeravalli via llvm-commits llvm-commits at lists.llvm.org
Mon Jul 13 00:44:37 PDT 2026

Previous message: [llvm] [VPlan] Don't bail creating interleave group if it has dead members (PR #208415)
Next message: [llvm] [AArch64] Extend optimizeCrossBlock() to handle select-family instruc… (PR #208369)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/svs-quic approved this pull request.

LGTM!

https://github.com/llvm/llvm-project/pull/207363

Previous message: [llvm] [VPlan] Don't bail creating interleave group if it has dead members (PR #208415)
Next message: [llvm] [AArch64] Extend optimizeCrossBlock() to handle select-family instruc… (PR #208369)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list