[llvm] [AArch64][DAG] Port adde and sube combine to AArch64 (PR #202227)

[Ricardo Jesus via llvm-commits]

================
@@ -3886,7 +3886,7 @@ static SDValue getCondCode(SelectionDAG &DAG, AArch64CC::CondCode CC) {
 unsigned numberOfInstrToLoadImm(const APInt &C) {
   uint64_t Imm = C.getZExtValue();
   SmallVector<AArch64_IMM::ImmInsnModel> Insn;
-  AArch64_IMM::expandMOVImm(Imm, 32, Insn);
+  AArch64_IMM::expandMOVImm(Imm, C.getBitWidth(), Insn);
----------------
rj-jesus wrote:

This should probably be changed -and ideally tested- in its own PR.

https://github.com/llvm/llvm-project/pull/202227