[llvm] [WIP][DAG] SimplifyDemandedBits - handle ISD::VSELECT cases where the demanded true/false bits are known (PR #205858)

Simon Pilgrim via llvm-commits llvm-commits at lists.llvm.org
Mon Jun 29 04:08:58 PDT 2026

Previous message: [llvm] [llvm-debuginfo-analyzer] Add support for LLVM IR format. (PR #202120)
Next message: [llvm] [WIP][DAG] SimplifyDemandedBits - handle ISD::VSELECT cases where the demanded true/false bits are known (PR #205858)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/RKSimon edited https://github.com/llvm/llvm-project/pull/205858

Previous message: [llvm] [llvm-debuginfo-analyzer] Add support for LLVM IR format. (PR #202120)
Next message: [llvm] [WIP][DAG] SimplifyDemandedBits - handle ISD::VSELECT cases where the demanded true/false bits are known (PR #205858)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list