[llvm] [AMDGPU][true16] extract 16bit for scratch_load_ubyte_st when spilling (PR #203589)

[Stanislav Mekhanoshin via llvm-commits]

================
@@ -1939,7 +1939,8 @@ void SIRegisterInfo::buildSpillLoadStore(
     }
 
     Register FinalValueReg = ValueReg;
-    if (LoadStoreOp == AMDGPU::SCRATCH_LOAD_USHORT_SADDR) {
+    if (LoadStoreOp == AMDGPU::SCRATCH_LOAD_USHORT_SADDR ||
+        LoadStoreOp == AMDGPU::SCRATCH_LOAD_USHORT_ST) {
       // If we are loading 16-bit value with SRAMECC endabled we need a temp
----------------
rampitec wrote:

> In theory it could return a sv form, but do we really triger SCRATCH_LOAD_USHORT for spill? I've never seen that in any test.

That's exactly how it started - Ron hit the code which was using it.

https://github.com/llvm/llvm-project/pull/203589