[llvm] [X86] known-never-zero.ll - regenerate to show VPADD constant asm com… (PR #193943)
Simon Pilgrim via llvm-commits
llvm-commits at lists.llvm.org
Fri Apr 24 04:23:46 PDT 2026
https://github.com/RKSimon created https://github.com/llvm/llvm-project/pull/193943
…ments
>From cf6afe91457699bdf81edb327809188e8d8b9b42 Mon Sep 17 00:00:00 2001
From: Simon Pilgrim <llvm-dev at redking.me.uk>
Date: Fri, 24 Apr 2026 12:22:48 +0100
Subject: [PATCH] [X86] known-never-zero.ll - regenerate to show VPADD constant
asm comments
---
llvm/test/CodeGen/X86/known-never-zero.ll | 32 +++++++++++------------
1 file changed, 16 insertions(+), 16 deletions(-)
diff --git a/llvm/test/CodeGen/X86/known-never-zero.ll b/llvm/test/CodeGen/X86/known-never-zero.ll
index 948c49b3dc867..5b3e60f9aa1e3 100644
--- a/llvm/test/CodeGen/X86/known-never-zero.ll
+++ b/llvm/test/CodeGen/X86/known-never-zero.ll
@@ -216,7 +216,7 @@ define i32 @shl_known_nonzero_1s_bit_set_vec(<4 x i32> %x, ptr %p) {
; X86: # %bb.0:
; X86-NEXT: movl {{[0-9]+}}(%esp), %eax
; X86-NEXT: pslld $23, %xmm0
-; X86-NEXT: paddd {{\.?LCPI[0-9]+_[0-9]+}}, %xmm0
+; X86-NEXT: paddd {{\.?LCPI[0-9]+_[0-9]+}}, %xmm0 # [1065353216,1065353216,1065353216,1065353216]
; X86-NEXT: cvttps2dq %xmm0, %xmm0
; X86-NEXT: pmuludq {{\.?LCPI[0-9]+_[0-9]+}}, %xmm0 # [123,0,0,0]
; X86-NEXT: movdqa {{.*#+}} xmm1 = [4294967295,0,4294967295,0]
@@ -229,7 +229,7 @@ define i32 @shl_known_nonzero_1s_bit_set_vec(<4 x i32> %x, ptr %p) {
; X64-LABEL: shl_known_nonzero_1s_bit_set_vec:
; X64: # %bb.0:
; X64-NEXT: vpslld $23, %xmm0, %xmm0
-; X64-NEXT: vpaddd {{\.?LCPI[0-9]+_[0-9]+}}(%rip), %xmm0, %xmm0
+; X64-NEXT: vpaddd {{\.?LCPI[0-9]+_[0-9]+}}(%rip), %xmm0, %xmm0 # [1065353216,1065353216,1065353216,1065353216]
; X64-NEXT: vcvttps2dq %xmm0, %xmm0
; X64-NEXT: vpmulld {{\.?LCPI[0-9]+_[0-9]+}}(%rip), %xmm0, %xmm0 # [123,0,0,0]
; X64-NEXT: vmovdqa %xmm0, (%rdi)
@@ -274,7 +274,7 @@ define i32 @shl_known_nonzero_nsw_vec(<4 x i32> %x, <4 x i32> %yy, ptr %p) {
; X86-NEXT: pshufd {{.*#+}} xmm2 = xmm1[1,1,3,3]
; X86-NEXT: por {{\.?LCPI[0-9]+_[0-9]+}}, %xmm1
; X86-NEXT: pslld $23, %xmm0
-; X86-NEXT: paddd {{\.?LCPI[0-9]+_[0-9]+}}, %xmm0
+; X86-NEXT: paddd {{\.?LCPI[0-9]+_[0-9]+}}, %xmm0 # [1065353216,1065353216,1065353216,1065353216]
; X86-NEXT: cvttps2dq %xmm0, %xmm0
; X86-NEXT: pmuludq %xmm0, %xmm1
; X86-NEXT: pshufd {{.*#+}} xmm3 = xmm1[0,2,2,3]
@@ -291,7 +291,7 @@ define i32 @shl_known_nonzero_nsw_vec(<4 x i32> %x, <4 x i32> %yy, ptr %p) {
; X64: # %bb.0:
; X64-NEXT: vpor {{\.?LCPI[0-9]+_[0-9]+}}(%rip), %xmm1, %xmm1
; X64-NEXT: vpslld $23, %xmm0, %xmm0
-; X64-NEXT: vpaddd {{\.?LCPI[0-9]+_[0-9]+}}(%rip), %xmm0, %xmm0
+; X64-NEXT: vpaddd {{\.?LCPI[0-9]+_[0-9]+}}(%rip), %xmm0, %xmm0 # [1065353216,1065353216,1065353216,1065353216]
; X64-NEXT: vcvttps2dq %xmm0, %xmm0
; X64-NEXT: vpmulld %xmm0, %xmm1, %xmm0
; X64-NEXT: vmovdqa %xmm0, (%rdi)
@@ -337,7 +337,7 @@ define i32 @shl_known_nonzero_nuw_vec(<4 x i32> %x, <4 x i32> %yy, ptr %p) {
; X86-NEXT: pshufd {{.*#+}} xmm2 = xmm1[1,1,3,3]
; X86-NEXT: por {{\.?LCPI[0-9]+_[0-9]+}}, %xmm1
; X86-NEXT: pslld $23, %xmm0
-; X86-NEXT: paddd {{\.?LCPI[0-9]+_[0-9]+}}, %xmm0
+; X86-NEXT: paddd {{\.?LCPI[0-9]+_[0-9]+}}, %xmm0 # [1065353216,1065353216,1065353216,1065353216]
; X86-NEXT: cvttps2dq %xmm0, %xmm0
; X86-NEXT: pmuludq %xmm0, %xmm1
; X86-NEXT: pshufd {{.*#+}} xmm3 = xmm1[0,2,2,3]
@@ -354,7 +354,7 @@ define i32 @shl_known_nonzero_nuw_vec(<4 x i32> %x, <4 x i32> %yy, ptr %p) {
; X64: # %bb.0:
; X64-NEXT: vpor {{\.?LCPI[0-9]+_[0-9]+}}(%rip), %xmm1, %xmm1
; X64-NEXT: vpslld $23, %xmm0, %xmm0
-; X64-NEXT: vpaddd {{\.?LCPI[0-9]+_[0-9]+}}(%rip), %xmm0, %xmm0
+; X64-NEXT: vpaddd {{\.?LCPI[0-9]+_[0-9]+}}(%rip), %xmm0, %xmm0 # [1065353216,1065353216,1065353216,1065353216]
; X64-NEXT: vcvttps2dq %xmm0, %xmm0
; X64-NEXT: vpmulld %xmm0, %xmm1, %xmm0
; X64-NEXT: vmovdqa %xmm0, (%rdi)
@@ -1061,7 +1061,7 @@ define i32 @rotr_with_fshr_known_nonzero_vec(<4 x i32> %xx, <4 x i32> %y, ptr %p
; X86-NEXT: psubd %xmm1, %xmm3
; X86-NEXT: pslld $23, %xmm3
; X86-NEXT: pand {{\.?LCPI[0-9]+_[0-9]+}}, %xmm3
-; X86-NEXT: paddd {{\.?LCPI[0-9]+_[0-9]+}}, %xmm3
+; X86-NEXT: paddd {{\.?LCPI[0-9]+_[0-9]+}}, %xmm3 # [1065353216,1065353216,1065353216,1065353216]
; X86-NEXT: cvttps2dq %xmm3, %xmm1
; X86-NEXT: pmuludq %xmm1, %xmm0
; X86-NEXT: pshufd {{.*#+}} xmm3 = xmm0[1,3,2,3]
@@ -1085,7 +1085,7 @@ define i32 @rotr_with_fshr_known_nonzero_vec(<4 x i32> %xx, <4 x i32> %y, ptr %p
; X64-NEXT: vpsubd %xmm1, %xmm3, %xmm1
; X64-NEXT: vpslld $23, %xmm1, %xmm1
; X64-NEXT: vpand {{\.?LCPI[0-9]+_[0-9]+}}(%rip), %xmm1, %xmm1
-; X64-NEXT: vpaddd {{\.?LCPI[0-9]+_[0-9]+}}(%rip), %xmm1, %xmm1
+; X64-NEXT: vpaddd {{\.?LCPI[0-9]+_[0-9]+}}(%rip), %xmm1, %xmm1 # [1065353216,1065353216,1065353216,1065353216]
; X64-NEXT: vcvttps2dq %xmm1, %xmm1
; X64-NEXT: vpshufd {{.*#+}} xmm3 = xmm1[1,1,3,3]
; X64-NEXT: vpshufd {{.*#+}} xmm0 = xmm0[1,1,3,3]
@@ -1218,7 +1218,7 @@ define i32 @rotl_with_fshl_known_nonzero_vec(<4 x i32> %xx, <4 x i32> %y, ptr %p
; X86-NEXT: por {{\.?LCPI[0-9]+_[0-9]+}}, %xmm0
; X86-NEXT: pslld $23, %xmm1
; X86-NEXT: pand {{\.?LCPI[0-9]+_[0-9]+}}, %xmm1
-; X86-NEXT: paddd {{\.?LCPI[0-9]+_[0-9]+}}, %xmm1
+; X86-NEXT: paddd {{\.?LCPI[0-9]+_[0-9]+}}, %xmm1 # [1065353216,1065353216,1065353216,1065353216]
; X86-NEXT: cvttps2dq %xmm1, %xmm1
; X86-NEXT: pmuludq %xmm1, %xmm0
; X86-NEXT: pshufd {{.*#+}} xmm3 = xmm0[1,3,2,3]
@@ -1241,7 +1241,7 @@ define i32 @rotl_with_fshl_known_nonzero_vec(<4 x i32> %xx, <4 x i32> %y, ptr %p
; X64-NEXT: vpshufd {{.*#+}} xmm0 = xmm0[1,1,3,3]
; X64-NEXT: vpslld $23, %xmm1, %xmm1
; X64-NEXT: vpand {{\.?LCPI[0-9]+_[0-9]+}}(%rip), %xmm1, %xmm1
-; X64-NEXT: vpaddd {{\.?LCPI[0-9]+_[0-9]+}}(%rip), %xmm1, %xmm1
+; X64-NEXT: vpaddd {{\.?LCPI[0-9]+_[0-9]+}}(%rip), %xmm1, %xmm1 # [1065353216,1065353216,1065353216,1065353216]
; X64-NEXT: vcvttps2dq %xmm1, %xmm1
; X64-NEXT: vpshufd {{.*#+}} xmm3 = xmm1[1,1,3,3]
; X64-NEXT: vpmuludq %xmm3, %xmm0, %xmm0
@@ -1861,7 +1861,7 @@ define i32 @add_nuw_known_nonzero_vec(<4 x i32> %xx, ptr %p) {
; X86-LABEL: add_nuw_known_nonzero_vec:
; X86: # %bb.0:
; X86-NEXT: movl {{[0-9]+}}(%esp), %eax
-; X86-NEXT: paddd {{\.?LCPI[0-9]+_[0-9]+}}, %xmm0
+; X86-NEXT: paddd {{\.?LCPI[0-9]+_[0-9]+}}, %xmm0 # [1,0,0,0]
; X86-NEXT: movdqa %xmm0, (%eax)
; X86-NEXT: movd %xmm0, %eax
; X86-NEXT: rep bsfl %eax, %eax
@@ -1869,7 +1869,7 @@ define i32 @add_nuw_known_nonzero_vec(<4 x i32> %xx, ptr %p) {
;
; X64-LABEL: add_nuw_known_nonzero_vec:
; X64: # %bb.0:
-; X64-NEXT: vpaddd {{\.?LCPI[0-9]+_[0-9]+}}(%rip), %xmm0, %xmm0
+; X64-NEXT: vpaddd {{\.?LCPI[0-9]+_[0-9]+}}(%rip), %xmm0, %xmm0 # [1,0,0,0]
; X64-NEXT: vmovdqa %xmm0, (%rdi)
; X64-NEXT: vmovd %xmm0, %eax
; X64-NEXT: rep bsfl %eax, %eax
@@ -2083,7 +2083,7 @@ define i32 @bitcast_known_nonzero(<2 x i16> %xx) {
; X86-NEXT: pxor %xmm1, %xmm1
; X86-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[1],xmm1[1],xmm0[2],xmm1[2],xmm0[3],xmm1[3]
; X86-NEXT: pslld $23, %xmm0
-; X86-NEXT: paddd {{\.?LCPI[0-9]+_[0-9]+}}, %xmm0
+; X86-NEXT: paddd {{\.?LCPI[0-9]+_[0-9]+}}, %xmm0 # [1065353216,1065353216,1065353216,1065353216]
; X86-NEXT: cvttps2dq %xmm0, %xmm0
; X86-NEXT: pshuflw {{.*#+}} xmm0 = xmm0[0,2,2,3,4,5,6,7]
; X86-NEXT: pmullw {{\.?LCPI[0-9]+_[0-9]+}}, %xmm0 # [256,256,u,u,u,u,u,u]
@@ -2097,7 +2097,7 @@ define i32 @bitcast_known_nonzero(<2 x i16> %xx) {
; X64: # %bb.0:
; X64-NEXT: vpmovzxwd {{.*#+}} xmm0 = xmm0[0],zero,xmm0[1],zero,xmm0[2],zero,xmm0[3],zero
; X64-NEXT: vpslld $23, %xmm0, %xmm0
-; X64-NEXT: vpaddd {{\.?LCPI[0-9]+_[0-9]+}}(%rip), %xmm0, %xmm0
+; X64-NEXT: vpaddd {{\.?LCPI[0-9]+_[0-9]+}}(%rip), %xmm0, %xmm0 # [1065353216,1065353216,1065353216,1065353216]
; X64-NEXT: vcvttps2dq %xmm0, %xmm0
; X64-NEXT: vpackusdw %xmm0, %xmm0, %xmm0
; X64-NEXT: vpmullw {{\.?LCPI[0-9]+_[0-9]+}}(%rip), %xmm0, %xmm0 # [256,256,u,u,u,u,u,u]
@@ -2711,7 +2711,7 @@ define i32 @sext_known_nonzero_vec(<8 x i16> %xx, ptr %p) {
; X86-NEXT: pxor %xmm1, %xmm1
; X86-NEXT: punpcklwd {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[1],xmm1[1],xmm0[2],xmm1[2],xmm0[3],xmm1[3]
; X86-NEXT: pslld $23, %xmm0
-; X86-NEXT: paddd {{\.?LCPI[0-9]+_[0-9]+}}, %xmm0
+; X86-NEXT: paddd {{\.?LCPI[0-9]+_[0-9]+}}, %xmm0 # [1065353216,1065353216,1065353216,1065353216]
; X86-NEXT: cvttps2dq %xmm0, %xmm0
; X86-NEXT: pshufd {{.*#+}} xmm0 = xmm0[2,2,2,2]
; X86-NEXT: pand {{\.?LCPI[0-9]+_[0-9]+}}, %xmm0
@@ -2729,7 +2729,7 @@ define i32 @sext_known_nonzero_vec(<8 x i16> %xx, ptr %p) {
; X64: # %bb.0:
; X64-NEXT: vpmovzxwd {{.*#+}} xmm0 = xmm0[0],zero,xmm0[1],zero,xmm0[2],zero,xmm0[3],zero
; X64-NEXT: vpslld $23, %xmm0, %xmm0
-; X64-NEXT: vpaddd {{\.?LCPI[0-9]+_[0-9]+}}(%rip), %xmm0, %xmm0
+; X64-NEXT: vpaddd {{\.?LCPI[0-9]+_[0-9]+}}(%rip), %xmm0, %xmm0 # [1065353216,1065353216,1065353216,1065353216]
; X64-NEXT: vcvttps2dq %xmm0, %xmm0
; X64-NEXT: vpackusdw %xmm0, %xmm0, %xmm0
; X64-NEXT: vpxor %xmm1, %xmm1, %xmm1
More information about the llvm-commits
mailing list