[llvm] [AMDGPU] Add a sched group mask for LDSDMA instructions (PR #190872)

[Jeffrey Byrnes via llvm-commits]

================
@@ -2471,7 +2472,7 @@ bool SchedGroup::canAddMI(const MachineInstr &MI) const {
     Result = true;
 
   else if (((SGMask & SchedGroupMask::VMEM) != SchedGroupMask::NONE) &&
-           TII->isVMEM(MI))
+           (TII->isVMEM(MI) || TII->isLDSDMA(MI)))
----------------
jrbyrnes wrote:

Why do we allow isLDSDMA for VMEM but not VMEM_READ (or DS_WRITE  & DS for that matter) ?

I would think users would appreciate a way to specify VMEM exclusive from LDSDMA, then if they want the combo they can add the masks in the builtins. Though, it may be good to double check.

https://github.com/llvm/llvm-project/pull/190872