[llvm] [AArch64] Add tablegen patterns for store of high-half. (PR #190320)

Hassnaa Hamdi via llvm-commits llvm-commits at lists.llvm.org
Mon Apr 13 04:26:31 PDT 2026

Previous message: [llvm] [AArch64] Add tablegen patterns for store of high-half. (PR #190320)
Next message: [llvm] [VPlan] Assert ComputeReductionResult isn't predicated in middle block. NFC (PR #191767)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/hassnaaHamdi approved this pull request.


https://github.com/llvm/llvm-project/pull/190320

Previous message: [llvm] [AArch64] Add tablegen patterns for store of high-half. (PR #190320)
Next message: [llvm] [VPlan] Assert ComputeReductionResult isn't predicated in middle block. NFC (PR #191767)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list