[llvm] [AArch64] Fix sign-extend-inreg combine for i1 types (PR #177976)

Alex Reinking via llvm-commits llvm-commits at lists.llvm.org
Thu Mar 5 01:30:35 PST 2026

Previous message: [llvm] [AArch64] Add partial reduce patterns for new fdot instructions (PR #184659)
Next message: [llvm] [AArch64] Fix sign-extend-inreg combine for i1 types (PR #177976)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

alexreinking wrote:

This patch fixes an SVE2 issue we're encountering in Halide. Any chance it can be backported to LLVM 22?

https://github.com/llvm/llvm-project/pull/177976

Previous message: [llvm] [AArch64] Add partial reduce patterns for new fdot instructions (PR #184659)
Next message: [llvm] [AArch64] Fix sign-extend-inreg combine for i1 types (PR #177976)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list