[llvm] [DAG] SimplifyDemandedBits - fold FSHR(X, Y, Amt) -> SRL(Y, Amt) (PR #182294)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Thu Feb 19 09:48:56 PST 2026


https://github.com/topperc approved this pull request.

LGTM

https://github.com/llvm/llvm-project/pull/182294


More information about the llvm-commits mailing list