[llvm] [NFC] [IndVars] fix typo in test (PR #181262)

[Florian Mayer via llvm-commits]

https://github.com/fmayer created https://github.com/llvm/llvm-project/pull/181262

None

>From f952dbc6132a58bd7e774a75fd935cbc337e9755 Mon Sep 17 00:00:00 2001
From: Florian Mayer <fmayer at google.com>
Date: Thu, 12 Feb 2026 14:58:15 -0800
Subject: [PATCH] =?UTF-8?q?[=F0=9D=98=80=F0=9D=97=BD=F0=9D=97=BF]=20initia?=
 =?UTF-8?q?l=20version?=
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

Created using spr 1.3.7
---
 llvm/test/Transforms/IndVarSimplify/unreachable-exit.ll | 8 ++++----
 1 file changed, 4 insertions(+), 4 deletions(-)

diff --git a/llvm/test/Transforms/IndVarSimplify/unreachable-exit.ll b/llvm/test/Transforms/IndVarSimplify/unreachable-exit.ll
index b9c92288b18c1..c8a1971d6cab2 100644
--- a/llvm/test/Transforms/IndVarSimplify/unreachable-exit.ll
+++ b/llvm/test/Transforms/IndVarSimplify/unreachable-exit.ll
@@ -581,8 +581,8 @@ if.end4:                                          ; preds = %for.body
   br i1 %cmp, label %for.body, label %for.cond.cleanup.loopexit
 }
 
-define void @no_optimize_depdendent_ubsan_trap(i32 %block_size) {
-; CHECK-LABEL: define void @no_optimize_depdendent_ubsan_trap(
+define void @no_optimize_dependent_ubsan_trap(i32 %block_size) {
+; CHECK-LABEL: define void @no_optimize_dependent_ubsan_trap(
 ; CHECK-SAME: i32 [[BLOCK_SIZE:%.*]]) {
 ; CHECK-NEXT:  [[ENTRY:.*:]]
 ; CHECK-NEXT:    [[FOO_ARR:%.*]] = alloca [2 x i8], align 16
@@ -652,8 +652,8 @@ if.end4:                                          ; preds = %for.body
   br i1 %cmp, label %for.body, label %for.cond.cleanup.loopexit
 }
 
-define void @no_optimize_depdendent_load_trap(i32 %block_size) {
-; CHECK-LABEL: define void @no_optimize_depdendent_load_trap(
+define void @no_optimize_dependent_load_trap(i32 %block_size) {
+; CHECK-LABEL: define void @no_optimize_dependent_load_trap(
 ; CHECK-SAME: i32 [[BLOCK_SIZE:%.*]]) {
 ; CHECK-NEXT:  [[ENTRY:.*:]]
 ; CHECK-NEXT:    [[FOO_ARR:%.*]] = alloca [2 x i8], align 16