[llvm] [Tablegen] Patch RegUnitIntervals Initialization (PR #181173)

via llvm-commits llvm-commits at lists.llvm.org
Thu Feb 12 08:10:25 PST 2026


github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {clang-format}-->


:warning: C/C++ code formatter, clang-format found issues in your code. :warning:

<details>
<summary>
You can test this locally with the following command:
</summary>

``````````bash
git-clang-format --diff origin/main HEAD --extensions cpp -- llvm/utils/TableGen/RegisterInfoEmitter.cpp --diff_from_common_commit
``````````

:warning:
The reproduction instructions above might return results for more than one PR
in a stack if you are using a stacked PR workflow. You can limit the results by
changing `origin/main` to the base branch/commit you want to compare against.
:warning:

</details>

<details>
<summary>
View the diff from clang-format here.
</summary>

``````````diff
diff --git a/llvm/utils/TableGen/RegisterInfoEmitter.cpp b/llvm/utils/TableGen/RegisterInfoEmitter.cpp
index bab84c26f..b0f229723 100644
--- a/llvm/utils/TableGen/RegisterInfoEmitter.cpp
+++ b/llvm/utils/TableGen/RegisterInfoEmitter.cpp
@@ -1136,7 +1136,8 @@ void RegisterInfoEmitter::runMCDesc(raw_ostream &OS, raw_ostream &MainOS,
      << TargetName << "RegClassStrings, " << TargetName << "SubRegIdxLists, "
      << (llvm::size(SubRegIndices) + 1) << ",\n"
      << TargetName << "RegEncodingTable, "
-     << (Target.getRegistersAreIntervals() ? TargetName + "RegUnitIntervals" : "nullptr")
+     << (Target.getRegistersAreIntervals() ? TargetName + "RegUnitIntervals"
+                                           : "nullptr")
      << ");\n\n";
 
   EmitRegMapping(OS, Regs, false);
@@ -1702,7 +1703,9 @@ void RegisterInfoEmitter::runTargetDesc(raw_ostream &OS, raw_ostream &MainOS,
      << "                     " << TargetName << "SubRegIdxLists,\n"
      << "                     " << SubRegIndicesSize + 1 << ",\n"
      << "                     " << TargetName << "RegEncodingTable,\n"
-     << "                     " << (Target.getRegistersAreIntervals() ? TargetName + "RegUnitIntervals" : "nullptr")
+     << "                     "
+     << (Target.getRegistersAreIntervals() ? TargetName + "RegUnitIntervals"
+                                           : "nullptr")
      << ");\n\n";
 
   EmitRegMapping(OS, Regs, true);

``````````

</details>


https://github.com/llvm/llvm-project/pull/181173


More information about the llvm-commits mailing list