[llvm] [DAGCombiner] Combine (fshl A, X, Y) | (shl X, Y) --> fshl (A|X), X, Y (PR #180887)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Wed Feb 11 08:37:43 PST 2026

Previous message: [llvm] [PowerPC] Legalize i8 for read/write global name registers (PR #180805)
Next message: [llvm] [DAGCombiner] Combine (fshl A, X, Y) | (shl X, Y) --> fshl (A|X), X, Y (PR #180887)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/topperc edited https://github.com/llvm/llvm-project/pull/180887

Previous message: [llvm] [PowerPC] Legalize i8 for read/write global name registers (PR #180805)
Next message: [llvm] [DAGCombiner] Combine (fshl A, X, Y) | (shl X, Y) --> fshl (A|X), X, Y (PR #180887)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list