[llvm] [RISCV] Remove explicitly adding spilled registers as liveins. (PR #180483)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Mon Feb 9 19:03:09 PST 2026

Previous message: [llvm] [RISCV] Remove explicitly adding spilled registers as liveins. (PR #180483)
Next message: [llvm] [RISCV] Remove explicitly adding spilled registers as liveins. (PR #180483)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/topperc approved this pull request.

LGTM

https://github.com/llvm/llvm-project/pull/180483

Previous message: [llvm] [RISCV] Remove explicitly adding spilled registers as liveins. (PR #180483)
Next message: [llvm] [RISCV] Remove explicitly adding spilled registers as liveins. (PR #180483)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list