[llvm] [RISCV] Remove codegen for trivial VP intrinsics (PR #179622)
Craig Topper via llvm-commits
llvm-commits at lists.llvm.org
Wed Feb 4 12:49:10 PST 2026
================
@@ -5,8 +5,10 @@
define <8 x i32> @vpmerge_vpadd(<8 x i32> %passthru, <8 x i32> %x, <8 x i32> %y, <8 x i1> %m, i32 zeroext %vl) {
; CHECK-LABEL: vpmerge_vpadd:
; CHECK: # %bb.0:
-; CHECK-NEXT: vsetvli zero, a0, e32, m1, tu, mu
-; CHECK-NEXT: vadd.vv v8, v9, v10, v0.t
+; CHECK-NEXT: vsetivli zero, 8, e32, m1, ta, ma
+; CHECK-NEXT: vadd.vv v9, v9, v10
+; CHECK-NEXT: vsetvli zero, a0, e32, m1, tu, ma
+; CHECK-NEXT: vmerge.vvm v8, v8, v9, v0
----------------
topperc wrote:
Regression
https://github.com/llvm/llvm-project/pull/179622
More information about the llvm-commits
mailing list