[llvm] [AArch64] Model Neoverse V2 scalar bitcount ops on V0 (PR #179302)

Amina Chabane via llvm-commits llvm-commits at lists.llvm.org
Tue Feb 3 04:59:10 PST 2026

Previous message: [llvm] [AArch64] Model Neoverse V2 scalar bitcount ops on V0 (PR #179302)
Next message: [llvm] [AMDGPU] Add uniform i1 to i32 extension patterns (PR #176612)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Amichaxx wrote:

Hi @davemgreen, thank you for the review! Seems I misinterpreted the SWOG...

https://github.com/llvm/llvm-project/pull/179302

Previous message: [llvm] [AArch64] Model Neoverse V2 scalar bitcount ops on V0 (PR #179302)
Next message: [llvm] [AMDGPU] Add uniform i1 to i32 extension patterns (PR #176612)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list