[llvm] [RISCV] Use LD_RV32/SD_RV32 for spills and reloads when 4-byte aligned Zilsd is enabled (PR #153595)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Thu Jan 8 08:06:29 PST 2026

Previous message: [llvm] [RISCV] Use LD_RV32/SD_RV32 for spills and reloads when 4-byte aligned Zilsd is enabled (PR #153595)
Next message: [llvm] [RISCV] Use LD_RV32/SD_RV32 for spills and reloads when 4-byte aligned Zilsd is enabled (PR #153595)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/topperc approved this pull request.

LGTM

https://github.com/llvm/llvm-project/pull/153595

Previous message: [llvm] [RISCV] Use LD_RV32/SD_RV32 for spills and reloads when 4-byte aligned Zilsd is enabled (PR #153595)
Next message: [llvm] [RISCV] Use LD_RV32/SD_RV32 for spills and reloads when 4-byte aligned Zilsd is enabled (PR #153595)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list