[llvm] 142a405 - [NFCI][CodeGen] Add more value types (#174533)
via llvm-commits
llvm-commits at lists.llvm.org
Tue Jan 6 11:01:40 PST 2026
Author: Shilei Tian
Date: 2026-01-06T14:01:36-05:00
New Revision: 142a4053d7c0f834d7af90dbf21fee7bf1643100
URL: https://github.com/llvm/llvm-project/commit/142a4053d7c0f834d7af90dbf21fee7bf1643100
DIFF: https://github.com/llvm/llvm-project/commit/142a4053d7c0f834d7af90dbf21fee7bf1643100.diff
LOG: [NFCI][CodeGen] Add more value types (#174533)
This PR adds more value types for future use.
Added:
Modified:
llvm/include/llvm/CodeGen/ValueTypes.td
llvm/test/TableGen/CPtrWildcard.td
Removed:
################################################################################
diff --git a/llvm/include/llvm/CodeGen/ValueTypes.td b/llvm/include/llvm/CodeGen/ValueTypes.td
index 74ea86774a8ee..d7f3c683e2fa2 100644
--- a/llvm/include/llvm/CodeGen/ValueTypes.td
+++ b/llvm/include/llvm/CodeGen/ValueTypes.td
@@ -161,7 +161,9 @@ def v10i32 : VTVec<10, i32>; // 10 x i32 vector value
def v11i32 : VTVec<11, i32>; // 11 x i32 vector value
def v12i32 : VTVec<12, i32>; // 12 x i32 vector value
def v16i32 : VTVec<16, i32>; // 16 x i32 vector value
+def v24i32 : VTVec<24, i32>; // 24 x i32 vector value
def v32i32 : VTVec<32, i32>; // 32 x i32 vector value
+def v48i32 : VTVec<48, i32>; // 48 x i32 vector value
def v64i32 : VTVec<64, i32>; // 64 x i32 vector value
def v128i32 : VTVec<128, i32>; // 128 x i32 vector value
def v256i32 : VTVec<256, i32>; // 256 x i32 vector value
diff --git a/llvm/test/TableGen/CPtrWildcard.td b/llvm/test/TableGen/CPtrWildcard.td
index e7860d4937999..79efc42af9634 100644
--- a/llvm/test/TableGen/CPtrWildcard.td
+++ b/llvm/test/TableGen/CPtrWildcard.td
@@ -8,13 +8,13 @@
// CHECK-NEXT:/* 3*/ OPC_CheckChild0Integer, [[#]],
// CHECK-NEXT:/* 5*/ OPC_RecordChild1, // #0 = $src
// CHECK-NEXT:/* 6*/ OPC_Scope, 9, /*->17*/ // 2 children in Scope
-// CHECK-NEXT:/* 8*/ OPC_CheckChild1Type, /*MVT::c64*/0|128,2/*256*/,
+// CHECK-NEXT:/* 8*/ OPC_CheckChild1Type, /*MVT::c64*/2|128,2/*258*/,
// CHECK-NEXT:/* 11*/ OPC_MorphNodeTo1None, TARGET_VAL(MyTarget::C64_TO_I64),
// CHECK-NEXT: /*MVT::i64*/8, 1/*#Ops*/, 0,
// CHECK-NEXT: // Src: (intrinsic_wo_chain:{ *:[i64] } [[#]]:{ *:[iPTR] }, c64:{ *:[c64] }:$src) - Complexity = 8
// CHECK-NEXT: // Dst: (C64_TO_I64:{ *:[i64] } ?:{ *:[c64] }:$src)
// CHECK-NEXT:/* 17*/ /*Scope*/ 9, /*->27*/
-// CHECK-NEXT:/* 18*/ OPC_CheckChild1Type, /*MVT::c128*/1|128,2/*257*/,
+// CHECK-NEXT:/* 18*/ OPC_CheckChild1Type, /*MVT::c128*/3|128,2/*259*/,
// CHECK-NEXT:/* 21*/ OPC_MorphNodeTo1None, TARGET_VAL(MyTarget::C128_TO_I64),
// CHECK-NEXT: /*MVT::i64*/8, 1/*#Ops*/, 0,
// CHECK-NEXT: // Src: (intrinsic_wo_chain:{ *:[i64] } [[#]]:{ *:[iPTR] }, c128:{ *:[c128] }:$src) - Complexity = 8
More information about the llvm-commits
mailing list