[llvm] [RISCV] Assign separate latencies for vector COPYs in SpacemitX60 scheduling model (PR #172556)

Pengcheng Wang via llvm-commits llvm-commits at lists.llvm.org
Tue Dec 16 23:14:57 PST 2025


================
@@ -5190,3 +5190,27 @@ bool RISCVInstrInfo::isHighLatencyDef(int Opc) const {
     return true;
   }
 }
+
+bool RISCVInstrInfo::isVRegCopy(const MachineInstr *MI, unsigned LMul) const {
----------------
wangpc-pp wrote:

What is the difference between this `isVRegCopy` and that `isVectorCopy` in `llvm/lib/Target/RISCV/RISCVInsertVSETVLI.cpp`?

https://github.com/llvm/llvm-project/pull/172556


More information about the llvm-commits mailing list