[llvm] [RISCV] Correct the register class for the VL op check in RISCVInstrInfo::verifyInstruction. (PR #170751)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Thu Dec 4 14:16:32 PST 2025

Previous message: [llvm] [RISCV] Correct the register class for the VL op check in RISCVInstrInfo::verifyInstruction. (PR #170751)
Next message: [llvm] [LTT] Add `unknown` branch weights when lowering type tests with conditional (PR #170752)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/topperc closed https://github.com/llvm/llvm-project/pull/170751

Previous message: [llvm] [RISCV] Correct the register class for the VL op check in RISCVInstrInfo::verifyInstruction. (PR #170751)
Next message: [llvm] [LTT] Add `unknown` branch weights when lowering type tests with conditional (PR #170752)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list