[llvm] [RISCV] Correct the register class for the VL op check in RISCVInstrInfo::verifyInstruction. (PR #170751)

Sam Elliott via llvm-commits llvm-commits at lists.llvm.org
Thu Dec 4 13:48:28 PST 2025


https://github.com/lenary approved this pull request.

LGTM

https://github.com/llvm/llvm-project/pull/170751


More information about the llvm-commits mailing list