[llvm] [LLVM][CodeGen][SVE] Maintain existing predicate when lowering aarch64.sve.[s,u]abd.u intrinsics. (PR #170472)

Cullen Rhodes via llvm-commits llvm-commits at lists.llvm.org
Thu Dec 4 02:00:19 PST 2025

Previous message: [llvm] [mlir][OpenMP] Fix assert in processing of dist_schedule (PR #170269)
Next message: [llvm] [LV] Fix random behaviour in LoopVectorizationLegality::isUniform (PR #170463)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/c-rhodes approved this pull request.


https://github.com/llvm/llvm-project/pull/170472

Previous message: [llvm] [mlir][OpenMP] Fix assert in processing of dist_schedule (PR #170269)
Next message: [llvm] [LV] Fix random behaviour in LoopVectorizationLegality::isUniform (PR #170463)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list