[llvm] [AMDGPU] Fix AGPR_32 reg assign for mfma scale ops (PR #168964)

via llvm-commits llvm-commits at lists.llvm.org
Tue Dec 2 10:41:26 PST 2025

Previous message: [llvm] [AMDGPU] Fix AGPR_32 reg assign for mfma scale ops (PR #168964)
Next message: [llvm] [IR] Don't store switch case values as operands (PR #166842)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/ronlieb closed https://github.com/llvm/llvm-project/pull/168964

Previous message: [llvm] [AMDGPU] Fix AGPR_32 reg assign for mfma scale ops (PR #168964)
Next message: [llvm] [IR] Don't store switch case values as operands (PR #166842)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list