[llvm] [AArch64] Use umin for x != 0 when +cssc is enabled (PR #169159)

[via llvm-commits]

================
@@ -26417,6 +26418,12 @@ static SDValue performSETCCCombine(SDNode *N,
       return DAG.getNode(ISD::SETCC, DL, VT, TST, RHS, N->getOperand(2));
     }
   }
+  if (Subtarget->hasCSSC() && Cond == ISD::SETNE && isNullConstant(RHS) &&
----------------
clingfei wrote:

This is strange. I pushed my code, and it passes the tests in aarch64-isel-umin.ll on my local machine.

https://github.com/llvm/llvm-project/pull/169159