[llvm] [CodeGen] Register-coalescer remat fix subreg liveness (PR #165662)

Vigneshwar Jayakumar via llvm-commits llvm-commits at lists.llvm.org
Mon Nov 3 09:41:05 PST 2025

Previous message: [llvm] [AMDGPU][SIInsertWaitCnts] Gfx12.5 - Refactor xcnt optimization (PR #164357)
Next message: [llvm] [CodeGen] Register-coalescer remat fix subreg liveness (PR #165662)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

================

----------------
VigneshwarJ wrote:

This comment mentions the same, but it is not being done right when there's an overlap in  (SR.LaneMask & DstMask)

https://github.com/llvm/llvm-project/pull/165662

Previous message: [llvm] [AMDGPU][SIInsertWaitCnts] Gfx12.5 - Refactor xcnt optimization (PR #164357)
Next message: [llvm] [CodeGen] Register-coalescer remat fix subreg liveness (PR #165662)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list