[llvm] [RISCV] Reorder ins/outs of atomic instruction to match their assembly order. NFC (PR #162411)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Tue Oct 7 18:52:58 PDT 2025

Previous message: [llvm] [RISCV] Reorder ins/outs of atomic instruction to match their assembly order. NFC (PR #162411)
Next message: [llvm] [RISCV] Reorder ins/outs of atomic instruction to match their assembly order. NFC (PR #162411)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/topperc edited https://github.com/llvm/llvm-project/pull/162411

Previous message: [llvm] [RISCV] Reorder ins/outs of atomic instruction to match their assembly order. NFC (PR #162411)
Next message: [llvm] [RISCV] Reorder ins/outs of atomic instruction to match their assembly order. NFC (PR #162411)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list