[llvm] [RISCV] Add commutative support for Qualcomm uC Xqcicm extension (PR #160653)
via llvm-commits
llvm-commits at lists.llvm.org
Wed Sep 24 23:58:58 PDT 2025
github-actions[bot] wrote:
<!--LLVM CODE FORMAT COMMENT: {clang-format}-->
:warning: C/C++ code formatter, clang-format found issues in your code. :warning:
<details>
<summary>
You can test this locally with the following command:
</summary>
``````````bash
git-clang-format --diff origin/main HEAD --extensions cpp -- llvm/lib/Target/RISCV/RISCVInstrInfo.cpp
``````````
:warning:
The reproduction instructions above might return results for more than one PR
in a stack if you are using a stacked PR workflow. You can limit the results by
changing `origin/main` to the base branch/commit you want to compare against.
:warning:
</details>
<details>
<summary>
View the diff from clang-format here.
</summary>
``````````diff
diff --git a/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp b/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp
index df2b6ad01..f89c43ea3 100644
--- a/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp
+++ b/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp
@@ -1023,7 +1023,7 @@ static void parseCondBranch(MachineInstr &LastInst, MachineBasicBlock *&Target,
Cond.push_back(LastInst.getOperand(1));
}
-static unsigned getReverseOpcode(unsigned Opcode){
+static unsigned getReverseOpcode(unsigned Opcode) {
switch (Opcode) {
default:
llvm_unreachable("Unexpected Opcode");
``````````
</details>
https://github.com/llvm/llvm-project/pull/160653
More information about the llvm-commits
mailing list