[llvm] [AMDGPU] Register allocation anti-hints to reduce MFMA hazard NOPs (PR #156943)
Matt Arsenault via llvm-commits
llvm-commits at lists.llvm.org
Tue Sep 23 20:49:18 PDT 2025
================
@@ -676,3 +677,29 @@ bool MachineRegisterInfo::isReservedRegUnit(unsigned Unit) const {
}
return false;
}
+
+void MachineRegisterInfo::getPhysRegAntiHints(
+ Register VReg, SmallVectorImpl<MCPhysReg> &PhysAntiHints,
+ const VirtRegMap *VRM) const {
+ assert(VReg.isVirtual());
+ if (!AntiHintRegs.inBounds(VReg) || !VRM)
+ return;
----------------
arsenm wrote:
Just make VRM mandatory?
https://github.com/llvm/llvm-project/pull/156943
More information about the llvm-commits
mailing list